

August 1986 Revised March 2000

DM74LS14

Hex Inverter with Schmitt Trigger Inputs

General Description


This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output.

Ordering Code:


	Order Number	Package Number	Package Description		
DM74LS14M M14A		M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow		
	DM74LS14SJ M14D		14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
	DM74LS14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Function Table



H = HIGH Logic Level L = LOW Logic Level

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V_{T+}	Positive-Going Input Threshold Voltage (Note 2)	1.4	1.6	1.9	V
V_{T-}	Negative-Going Input Threshold Voltage (Note 2)	0.5	0.8	1	V
HYS	Input Hysteresis (Note 2)	0.4	0.8		V
I _{OH}	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
T _A	Free Air Operating Temperature	0		70	°C

Note 2: V_{CC} = 5V.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	2.7	2.4		V
	Output Voltage	V _{IL} = Max	2.7	3.4		V
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max		0.35	0.5	
	Output Voltage	V _{IH} = Min				V
		V _{CC} = Min, I _{OL} = 4 mA		0.25	0.4	
I _{T+}	Input Current at	$V_{CC} = 5V, V_{I} = V_{T+}$		-0.14		mA
	Positive-Going Threshold					
I _{T-}	Input Current at	$V_{CC} = 5V, V_{I} = V_{T-}$		-0.18		mA
	Negative-Going Threshold					
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 4)	-20		-100	mA
Іссн	Supply Current with Outputs HIGH	V _{CC} = Max		8.6	16	mA
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max		12	21	mA


Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

	Parameter	$R_L = 2 k\Omega$				
Symbol		C _L = 15 pF		C _L = 50 pF		Units
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time	5	22	8	25	ns
	LOW-to-HIGH Level Output	3			20	110
t _{PHL}	Propagation Delay Time	5	22	10	33	ns
	HIGH-to-LOW Level Output	J	22	10	33	113



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrov Package Number M14A



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

(0.356 - 0.584)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.325 ^{+0.040} -0.015 $8.255 + 1.016 \\ -0.381$

www.fairchildsemi.com

N14A (REV F)