

PALCE22V10 COM'L: H-5/7/10/15/25,Q-10/15/25 IND: H-10/15/20/25

PALCE22V10Z COM'L: -25 IND: -15/25

# PALCE22V10 and PALCE22V10Z **Families** 24-Pin EE CMOS (Zero Power) Versatile PAL Device

### DISTINCTIVE CHARACTERISTICS

- As fast as 5-ns propagation delay and 142.8 MHz f<sub>MAX</sub> (external)
- ◆ Low-power EE CMOS
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- ◆ Varied product term distribution allows up to 16 product terms per output for complex functions
- ◆ Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)
- ◆ Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- ◆ Extensive third-party software and programmer support
- ◆ 24-pin SKINNY DIP, 24-pin SOIC, and 28-pin PLCC
- ◆ 5-ns and 7.5-ns versions utilize split leadframes for improved performance

### GENERAL DESCRIPTION

The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PALCE22V10Z is an advanced PAL® device built with zero-power, high-speed, electricallyerasable CMOS technology. It provides user-programmable logic for replacing conventional zeropower CMOS SSI/MSI gates and flip-flops at a reduced chip count.

The PALCE22V10Z provides zero standby power and high speed. At 30 µA maximum standby current, the PALCE22V10Z allows battery-powered operation for an extended period.


The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active-high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

Publication# 16564 Rev: E Issue Date: November 1998



### **BLOCK DIAGRAM**



### **FUNCTIONAL DESCRIPTION**

The PALCE22V10 allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PALCE22V10Z is the zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10. In addition, the PALCE22V10Z has zero standby power and unused product term disable.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.


The PALCE22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations registered output or combinatorial I/O, active high or active low (see Figure 1). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits  $S_0$  -  $S_1$ . Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it is driven to a high level, selecting the "1" path.

The device is produced with an EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.



### Variable Input/Output Pin Ratio

The PALCE22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to  $V_{CC}$  or GND.



16564E-004

Figure 1. Output Logic Macrocell Diagram

### **Registered Output Configuration**

Each macrocell of the PALCE22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from  $\overline{Q}$  of the flip-flop.

### Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $S_1 = 1$ ). In the combinatorial configuration, the feedback is from the pin.






Figure 2. Macrocell Configuration Options

### **Programmable Three-State Outputs**

Each output has a three-state output buffer with three-state control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bi-directional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

### **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high  $(S_0 = 1)$ .

### Preset/Reset

For initialization, the PALCE22V10 has preset and reset product terms. These terms are connected to all registered outputs. When the synchronous preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the asynchronous reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.



Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

### **Power-Up Reset**

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10 will depend on the programmed output polarity. The  $V_{CC}$  rise must be monotonic, and the reset delay time is 1000ns maximum.

### **Register Preload**

The register on the PALCE22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### **Security Bit**

After programming and verification, a PALCE22V10 design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

### **Programming and Erasing**

The PALCE22V10 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its unprogrammed state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

# **Quality and Testability**

The PALCE22V10 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

### **Technology**

The high-speed PALCE22V10 is fabricated with Vantis' advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

### **PCI Compliance**

The PALCE22V10H devices in the -5/-7/-10 speed grades are fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The PALCE22V10H's predictable timing ensures compliance with the PCI AC specifications independent of the design.

# **Zero-Standby Power Mode**

The PALCE22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 50 ns), the PALCE22V10Z will go into standby mode, shutting down



most of its internal circuitry. The current will go to almost zero ( $I_{CC}$  < 30  $\mu A$ ). The outputs will maintain the states held before the device went into the standby mode.

When any input switches, the internal circuitry is fully enabled, and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies. This saving is illustrated in the  $I_{CC}$  vs. frequency graph.


### **Product-Term Disable**

On a programmed PALCE22V10Z, any product terms that are not used are disabled. Power is cut off from these product terms so that they do not draw current. As shown in the  $I_{CC}$  vs. frequency graph, product-term disabling results in considerable power savings. This saving is greater at the higher frequencies.

Further hints on minimizing power consumption can be found in a separate document entitled, *Minimizing Power Consumption with Zero-Power PLDs.* 



# **LOGIC DIAGRAM**





Storage Temperature65°C to $+150$ °C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 1.0 V
DC Output or I/O Pin Voltage0.5 V to $V_{\mbox{CC}}$ + 1.0 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0$ °C to $+75$ °C) 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above

these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

Programming conditions may vary.

### **OPERATING RANGES**

# Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )
Operating in Free Air
Supply Voltage ( $V_{CC}$ ) with Respect to Ground +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$	2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
I <sub>III</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 2)}$		10	μA
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = Max$ (Note 2)		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}, V_{CC} = Max,$ $V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)}$		10	μА
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V, } V_{CC} = \text{Max,}$ $V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)}$		-100	μΑ
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max (Note 3)}$	-30	-130	mA
I <sub>CC</sub> (Static)	Supply Current	Outputs Open, $(I_{OUT} = 0 \text{ mA})$ , $V_{CC} = Max$		125	mA
I <sub>CC</sub> (Dynamic)	Supply Current	Outputs Open, $(I_{OUT} = 0 \text{ mA})$ , $V_{CC} = Max$ , $f = 25 \text{ MHz}$		140	mA

- 1. These are absolute values with respect to the device ground, and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be tested at a time, and the duration of the short-circuit test should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Cond	itions	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$	$ T_{A} = 25^{\circ}C $ $ f = 1 \text{ MHz} $	8	pF

#### Note:

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES 1

Parameter				-5		
Symbol	Parameter Description			Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Combinato	orial Output			5	ns
$t_{S1}$	Setup Time from Input or Feedb	ack		3		ns
$t_{S2}$	Setup Time from SP to Clock			4		ns
t <sub>H</sub>	Hold Time			0		ns
$t_{CO}$	Clock to Output				4	ns
t <sub>SKEWR</sub>	Skew Between Registered Outpu	ts (Note 2)			0.5	ns
t <sub>AR</sub>	Asynchronous Reset to Registere	ed Output			7.5	ns
t <sub>ARW</sub>	Asynchronous Reset Width			4.5		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time			4.5		ns
t <sub>SPR</sub>	Synchronous Preset Recovery Time			4.5		ns
t <sub>WL</sub>	- Clock Width	LOW		2.5		ns
t <sub>WH</sub>	- Clock Widui	HIGH	HIGH			ns
		External Feedback	$1/(t_{S} + t_{CO})$	142.8		MHz
f <sub>MAX</sub>	Maximum Frequency (Note 3)	Internal Feedback (f <sub>CNT</sub> )	1/(t <sub>S</sub> + t <sub>CF</sub> ) (Note 4)	150		MHz
		No Feedback	$1/(t_{WH} + t_{WL})$	200		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control				6	ns
t <sub>ER</sub>	Input to Output Disable Using Product Term Control				5.5	ns

- 1. See "Switching Test Circuit" for test conditions.
- 2. Skew is measured with all outputs switching in the same direction.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 1.0 V
DC Output or I/O Pin Voltage0.5 V to $V_{\mbox{CC}}$ + 1.0 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0$ °C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may vary.

### **OPERATING RANGES**

# Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air 0°C to +75°	C
Supply Voltage (V <sub>CC</sub> ) with	
Respect to Ground+4.75 V to +5.25	V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Symbol	Parameter Description	Test Conditions Min M		Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH}$ = -3.2 mA, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{CC}$ = Min	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$		0.4	V
$V_{IH}$	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 2)}$		10	μA
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}, V_{CC} = \text{Max (Note 2)}$		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}$ , $V_{CC} = Max$ , $V_{IN} = V_{IL}$ or $V_{IH}$ (Note 2)		10	μА
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0$ V, $V_{CC} = Max$ , $V_{IN} = V_{IL}$ or $V_{IH}$ (Note 2)		-100	μА
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V, VCC} = \text{Max}$ $T_A = 25^{\circ}\text{C (Note 3)}$	-30	-130	mA
I <sub>CC</sub> (Static)	Supply Current	Outputs Open, (I <sub>OUT</sub> = 0 mA), V <sub>CC</sub> = Max		115	mA
I <sub>CC</sub> (Dynamic)	Supply Current	Outputs Open, $(I_{OUT} = 0 \text{ mA})$ , $V_{CC} = Max$ , $f = 25 \text{ MHz}$		140	mA

- 1. These are absolute values with respect to the device ground, and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

#### Note:

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES <sup>1</sup>

				-7				
Parameter Parameter				PE	)IP	PL	.CC	
Symbol		Parameter Descript	ion	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Co	ombinatorial Output		3	7.5	3	7.5	ns
t <sub>S1</sub>	Setup Time from Input of	or Feedback		5		4.5		ns
$t_{S2}$	Setup Time from SP to C	Clock		6		6		ns
t <sub>H</sub>	Hold Time			0		0		ns
t <sub>CO</sub>	Clock to Output			2	5	2	4.5	ns
t <sub>SKEWR</sub>	Skew Between Registere	ed Outputs (Note 2)			1		1	ns
t <sub>AR</sub>	Asynchronous Reset to	Asynchronous Reset to Registered Output			10		10	ns
t <sub>ARW</sub>	Asynchronous Reset Width		7		7		ns	
t <sub>ARR</sub>	Asynchronous Reset Recovery Time		7		7		ns	
t <sub>SPR</sub>	Synchronous Preset Recovery Time		7		7		ns	
t <sub>WL</sub>	Clock Width	LOW		3.5		3.0		ns
t <sub>WH</sub>	- Clock Widui	HIGH		3.5		3.0		ns
		External Feedback	$1/(t_{S} + t_{CO})$	100		111		MHz
f <sub>MAX</sub>	Maximum Frequency (Note 3)	Internal Feedback (f <sub>CNT</sub> )	1/(t <sub>S</sub> + t <sub>CF</sub> ) (Note 4)	125		133		MHz
		No Feedback	1/(t <sub>WH</sub> + t <sub>WL</sub> )	142.8		166		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control			7.5		7.5	ns	
t <sub>ER</sub>	Input to Output Disable Using Product Term Control			7.5		7.5	ns	

- 1. See "Switching Test Circuit" for test conditions.
- 2. Skew is measured with all outputs switching in the same direction.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 1.0 V
DC Output or I/O Pin Voltage0.5 V to $V_{\mbox{\footnotesize CC}}$ + 1.0 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0$ °C to +75°C) 100 mA
Stresses above those listed under Absolute Maximum Ratings

### **OPERATING RANGES**

# Commercial (C) Devices

tionality of the device is guaranteed.

Ambient Temperature (T <sub>A</sub> )
Operating in Free Air
Supply Voltage (V <sub>CC</sub> ) with
Respect to Ground +4.75 V to +5.25 V
Operating ranges define those limits between which the func-

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Programming conditions may vary.

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter		T. 10			
Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$			V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 2)}$		10	μA
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}, V_{CC} = \text{Max (Note 2)}$		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}$ , $V_{CC} = Max$ , $V_{IN} = V_{IL}$ or $V_{IH}$ (Note 2)		10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V, } V_{CC} = \text{Max}$ $V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)}$		-100	μА
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V, VCC} = \text{Max}$ $T_A = 25^{\circ}\text{C (Note 3)}$	-30	-130	mA
I <sub>CC</sub> (Dynamic)	Supply Current	Outputs Open , (I_OUT = 0 mA) , $V_{CC} = Max$ , $f = 25 \text{ MHz}$		120	mA

- 1. These are absolute values with respect to the device ground, and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions	5	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

#### Note:

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES <sup>1</sup>

Parameter				-1	0	
Symbol	Parameter Description			Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Combin	atorial Output			10	ns
$t_{S1}$	Setup Time from Input or Fee	dback		6		ns
t <sub>S2</sub>	Setup Time from SP to Clock			7		ns
t <sub>H</sub>	Hold Time			0		ns
$t_{CO}$	Clock to Output				6	ns
t <sub>AR</sub>	Asynchronous Reset to Registered Output				13	ns
t <sub>ARW</sub>	Asynchronous Reset Width			8		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery	Time		8		ns
t <sub>SPR</sub>	Synchronous Preset Recovery	Time		8		ns
t <sub>WL</sub>	Clock Width	LOW		4		ns
t <sub>WH</sub>	Clock width	HIGH		4		ns
	Maximum	External Feedback	$1/(t_{\rm S} + t_{\rm CO})$	83.3		MHz
$f_{MAX}$	Frequency	Internal Feedback (f <sub>CNT</sub> )	$1/(t_S + t_{CF})$ (Note 3)	110		MHz
	(Note 2)	No Feedback	$1/(t_{WH} + t_{WL})$	125		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control				10	ns
t <sub>ER</sub>	Input to Output Disable Using	Input to Output Disable Using Product Term Control			9	ns

- 1. See "Switching Test Circuit" for test conditions.
- 2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 3.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{\mbox{\footnotesize CC}}$ + 1.0 V
DC Output or I/O Pin
Voltage $\dots -0.5 \text{ V}$ to $V_{CC} + 1.0 \text{ V}$
Static Discharge Voltage 2001 V
Latchup Current (T_A = 0°C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may vary.

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	C to +75°C
Supply Voltage (V <sub>CC</sub> ) with	
Respect to Ground +4.75 V	to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter	Doromotor Docorintian	Test Conditions	Min	May	Unit
Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$	2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 2)}$		10	μA
I <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}, V_{CC} = \text{Max (Note 2)}$		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}, V_{CC} = Max$ $V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)}$		10	μΑ
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$ \begin{vmatrix} V_{OUT} = 0 \text{ V, } V_{CC} = \text{Max} \\ V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)} \end{vmatrix} $		-100	μ <b>A</b>
I <sub>SC</sub>	Output Short-Circuit Current	$ \begin{vmatrix} V_{OUT} = 0.5 \text{ V}, V_{CC} = 5 \text{ V} \\ T_A = 25^{\circ}\text{C (Note 3)} \end{vmatrix} $	-30	-130	mA
I <sub>CC</sub> (Static)	Supply Current	$ \begin{vmatrix} V_{IN} = 0 \text{ V, Outputs Open } (I_{OUT} = 0 \text{mA}), \\ V_{CC} = \text{Max (Note 4)}                                   $		55	mA

- 1. These are absolute values with respect to the device ground, and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be tested at a time, and the duration of the short-circuit test should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is guaranteed worst case under test condition. Refer to the  $I_{CC}$  vs. frequency graph for typical  $I_{CC}$  characteristics.



Parameter Symbol	Parameter Description	Test Conditions	5	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES <sup>1</sup>

Parameter				-1	0	
Symbol	Pa	Parameter Description			Max	Unit
t <sub>PD</sub>	Input or Feedback to Combinator	ial Output			10	ns
ts	Setup Time from Input, Feedback	or SP to Clock		6		ns
t <sub>H</sub>	Hold Time			0		ns
t <sub>CO</sub>	Clock to Output				6	ns
t <sub>AR</sub>	Asynchronous Reset to Registered	l Output			13	ns
t <sub>ARW</sub>	Asynchronous Reset Width			8		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Tin	Asynchronous Reset Recovery Time				ns
t <sub>SPR</sub>	Synchronous Preset Recovery Tim	ie		8		ns
t <sub>WL</sub>	Clock Width	LOW		4		ns
t <sub>WH</sub>	Clock Widdi	HIGH		4		ns
		External Feedback	$1/(t_{S} + t_{CO})$	83		MHz
f <sub>MAX</sub>	Maximum Frequency (Note 2)	Internal Feedback (f <sub>CNT</sub> )	$1/(t_S + t_{CO})$ (Note 3)	110		MHz
	No Feedback		$1/(t_{WH} + t_{WL})$	125		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control				10	ns
t <sub>ER</sub>	Input to Output Disable Using Pro	oduct Term Control			9	ns

- 1. See "Switching Test Circuit" for test conditions.
- 2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 3.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0$ °C to +75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may vary.

### **OPERATING RANGES**

# Commercial (C) Devices

Ambient Temperature ( $T_A$ ) Operating in Free Air 0°C to +75°C
Supply Voltage ( $V_{CC}$ ) with Respect to Ground (H/Q-15) +4.75 V to +5.25 V
Supply Voltage ( $V_{CC}$ ) with Respect to Ground (H/Q-25) +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter						
Symbol	Parameter Description	Test Conditions	Min	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{ m OH}$ = -3.2 mA, $V_{ m IN}$ = $V_{ m IH}$ or $V_{ m IL}$ , $V_{ m CC}$ = Min		2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for al (Note 1)	2.0		V	
$V_{IL}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all (Note 1)		0.8	V	
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 2)}$		10	μA	
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}, V_{CC} = \text{Max (Note 2)}$			-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}$ , $V_{CC} = Max$ , $V_{IN} = V_{IL}$ or $V_{IH}$ (		10	μA	
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)}$			-100	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = 5 \text{ V}$ $T_A = 25^{\circ}\text{C} \text{ (Note 3)}$		-30	-130	mA
$I_{CC}$	Supply Current	V <sub>IN</sub> = 0 V, Outputs Open	H		90	mA
<u> </u>	Supply current	$(I_{OUT} = 0 \text{ mA}), V_{CC} = Max$	Q		55	шл

- 1. These are absolute values with respect to the device ground, and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be tested at a time, and the duration of the short-circuit test should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions	6	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$	$T_{A} = 25^{\circ}C$ $f = 1 \text{ MHz}$	8	pF

#### Note:

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES <sup>1</sup>

Parameter					15	-25		
Symbol		Parameter Description			Max	Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Co	ombinatorial Output			15		25	ns
t <sub>S</sub>	Setup Time from Input,	Feedback or SP to Clock		10		15		ns
t <sub>H</sub>	Hold Time			0		0		ns
$t_{CO}$	Clock to Output				10		15	ns
t <sub>AR</sub>	Asynchronous Reset to	Asynchronous Reset to Registered Output			20		25	ns
t <sub>ARW</sub>	Asynchronous Reset Width			15		25		ns
t <sub>ARR</sub>	Asynchronous Reset Re	Asynchronous Reset Recovery Time				25		ns
t <sub>SPR</sub>	Synchronous Preset Rec	Synchronous Preset Recovery Time				25		ns
t <sub>WL</sub>	Cl1. W. 1d.	LOW		8		13		ns
t <sub>WH</sub>	Clock Width	HIGH		8		13		ns
C	Maximum Frequency	External Feedback	$1/(t_{S} + t_{CO})$	50		33.3		MHz
$f_{MAX}$	(Note 2)	Internal Feedback (f <sub>CNT</sub> )	$1/(t_S + t_{CF})$ (Note 3)	58.8		35.7		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control			15		25	ns	
t <sub>ER</sub>	Input to Output Disable	Using Product Term Control			15		25	ns

- 1. See "Switching Test Circuit" for test conditions.
- 2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 3.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 0.5 V
DC Output or I/O Pin
Voltage $\dots -0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ ) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may vary.

### **OPERATING RANGES**

### Industrial (I) Devices

Ambient Temperature (T <sub>A</sub> )
Operating in Free Air40°C to +85°C
Supply Voltage (V <sub>CC</sub> ) with
Respect to Ground+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH}$ = -3.2 mA, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{CC}$ = Min	2.4		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 16$ mA, $V_{IN} = V_{IH}$ or $V_{IL}$ , $V_{CC} = Min$		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 2)}$		10	μA
$I_{\mathrm{IL}}$	Input LOW Leakage Current	$V_{IN} = 0 \text{ V}, V_{CC} = \text{Max (Note 2)}$		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HI	$V_{OUT} = V_{CC}$ , $V_{CC} = Max$ , $V_{IN} = V_{IL}$ or $V_{IH}$ (Note 2)		10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LC	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 2)}$		-100	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = 5 \text{ V}$ $T_A = 25^{\circ}\text{C} \text{ (Note 3)}$	-30	-130	mA
I (C4-4-)	H-20/	25 V <sub>IN</sub> = 0 V, Outputs Open		100	4
I <sub>CC</sub> (Static)	Supply Current H-10	→ <i>;</i> **'		110	mA
I <sub>CC</sub> (Dynamic)	Supply Current	$V_{\mbox{IN}}=0$ V, Outputs Open (I $_{\mbox{OUT}}=0$ mA), V $_{\mbox{CC}}=$ Max, f = 15 MHz		130	mA

- 1. These are absolute values with respect to the device ground, and all overshoots due to system and tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be tested at a time, and the duration of the short-circuit test should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit	
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$	$T_{A} = 25^{\circ}C$ $f = 1 \text{ MHz}$	8	pF

#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES <sup>1</sup>

Parameter				-1	10	-1	15	-2	20	-2	25	
Symbol	Parameter Description		on	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>	Input or Feedl	oack to Combinatorial Output	i e		10		15		20		25	ns
t <sub>S</sub>	Setup Time fro	m Input, Feedback or SP to 0	Clock	7		10		12		15		ns
t <sub>H</sub>	Hold Time			0		0		0		0		ns
t <sub>CO</sub>	Clock to Outpu	ıt			6		10		12		15	ns
t <sub>AR</sub>	Asynchronous Reset to Registered Output				13		20		25		25	ns
t <sub>ARW</sub>	Asynchronous Reset Width			8		15		20		25		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time			8		10		20		25		ns
t <sub>SPR</sub>	Synchronous Preset Recovery Time			8			10		14	25		ns
t <sub>WL</sub>	Clock Width	LOW		4		8		10		13		ns
t <sub>WH</sub>	CIOCK WIGHT	HIGH		4		8		10		13		ns
	Maximum	External Feedback	$1/(t_{S} + t_{CO})$	83.3		50		41.6		33.3		MHz
f <sub>MAX</sub>	Frequency	Internal Feedback (f <sub>CNT</sub> )	$1/(t_S + t_{CF})$ (Note 3)	110		58.8		45.4		35.7		MHz
	(Note 2) No Feedback		$1/(t_{WH} + t_{WL})$	125		83.3		50		38.5		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control				10		15		20		25	ns
t <sub>ER</sub>	Input to Outpu	t Disable Using Product Tern	n Control		9		15		20		25	ns

- 1. See "Switching Test Circuit" for test conditions.
- 2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 3.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 0.5 V
DC Output or I/O Pin Voltage0.5 V to V <sub>CC</sub> + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ ) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

## Industrial (I) Devices

Ambient Temperature $(T_A)$	$-40^{\circ}$ C to $+85^{\circ}$ C
Supply Voltage (V <sub>CC</sub> ) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Condition	Min	Max	Unit	
		$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -6$ mA		3.84	-	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = Min$	$I_{OH} = -20 \mu\text{A}$	V <sub>CC</sub> -0.1		V
		V V V	$I_{OL} = 16 \text{ mA}$		0.5	V
$V_{OL}$	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min}$	I <sub>OL</sub> = 6 mA		0.33	V
		ACC — MILI	$I_{OL} = 20 \mu A$		0.1	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)		2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)			0.9	V
$I_{\mathrm{IH}}$	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 3)}$			10	μA
$I_{IL}$	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = Max$ (Note 3)			-10	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}$ , $V_{CC} = Max V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3)			10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max } V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max (Note 4)}$		-5	-150	mA
Ī	Supply Current	Outputs Open (I <sub>OUT</sub> = 0 mA)	f = 0 MHz		30	μA
$I_{CC}$	Supply Current	$V_{CC} = Max$	f = 15  MHz		100	mA

- 1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- 2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
- 3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 4. Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation



Parameter Symbol	Parameter Description	Test Conditions	Тур	Unit	
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES <sup>1</sup>

Parameter				-1	15	
Symbol		Parameter Description	on	Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Cor	nbinatorial Output		15	ns	
ts	Setup Time from Input, F	eedback or SP to Clock		10		ns
t <sub>H</sub>	Hold Time			0		ns
t <sub>CO</sub>	Clock to Output				10	ns
t <sub>AR</sub>	Asynchronous Reset to Re	Asynchronous Reset to Registered Output			20	ns
t <sub>ARW</sub>	Asynchronous Reset Widt	Asynchronous Reset Width				ns
t <sub>ARR</sub>	Asynchronous Reset Reco	chronous Reset Recovery Time				ns
t <sub>SPR</sub>	Synchronous Preset Reco	very Time	10		ns	
t <sub>WL</sub>	- Clock Width	LOW		8		ns
t <sub>WH</sub>	- Clock Width	HIGH		8		ns
		External Feedback	$1/(t_{\rm S}+t_{\rm CO})$	50		MHz
$f_{MAX}$	Maximum Frequency (Note 2)	Internal Feedback (f <sub>CNT</sub> )	$1/(t_S + t_{CF})$ (Note 3)	58.8		MHz
	(Note 2)	No Feedback	$1/(t_{WH}+t_{WL})$	62.5		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control				15	ns
t <sub>ER</sub>	Input to Output Disable U	utput Disable Using Product Term Control			15	ns

- 1. See "Switching Test Circuit" for test conditions.
- 2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 3.  $t_{\rm CF}$  is a calculated value and is not guaranteed.  $t_{\rm CF}$  can be found using the following equation:  $t_{\rm CF} = 1/f_{\rm MAX}$  (internal feedback)  $t_{\rm S}$ .



Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to $V_{CC}$ + 0.5 V
DC Output or I/O Pin Voltage0.5 V to V <sub>CC</sub> + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ ) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature $(T_A) \dots$	$\dots$ 0°C to +75°C
Supply Voltage (V <sub>CC</sub> ) with	
Respect to Ground	+4.75 V to +5.25 V

### Industrial (I) Devices

Ambient Temperature $(T_A) \dots -40^{\circ}C$ to $+85^{\circ}C$	7
Supply Voltage (V <sub>CC</sub> ) with	
Respect to Ground+4.5 V to +5.5 V	V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
V	Output HIGH Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -6 \text{ mA}$	3.84		V
V <sub>OH</sub>	Output IIIGII voltage	$V_{CC} = Min$	$I_{OH} = -20 \mu A$	V <sub>CC</sub> -0.1		V
		V V V	$I_{OL} = 16 \text{ mA}$		0.5	V
$V_{OL}$	Output LOW Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min}$	I <sub>OL</sub> = 6 mA		0.33	V
		ACC — MIII	$I_{OL} = 20 \mu A$		0.1	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)		2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)			0.9	V
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = V_{CC}, V_{CC} = Max \text{ (Note 3)}$			10	μA
I <sub>IL</sub>	Input LOW Leakage Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 3)			-10	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = V_{CC}$ , $V_{CC} = Max$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3)			10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 3)}$			-10	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max (Note 4)}$		-5	-150	mA
т	Supply Current	Outputs Open (I <sub>OUT</sub> = 0 mA)	f = 0 MHz		30	μA
$I_{CC}$	Supply Current	$V_{CC} = Max$	f = 15 MHz		120	mA

- 1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- 2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
- 3. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 4. Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



Parameter Symbol	Parameter Description	Test Conditions	5	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}$	5	
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 \text{ V}$		8	pF

#### Note:

# SWITCHING CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES <sup>1</sup>


Parameters				-25		
Symbol	Parameter Description			Min	Max	Unit
t <sub>PD</sub>	Input or Feedback to Combinate	orial Output (Note 2)			25	ns
ts	Setup Time from Input, Feedbac	ck or SP to Clock		15		ns
t <sub>H</sub>	Hold Time			0		ns
t <sub>CO</sub>	Clock to Output				15	ns
t <sub>AR</sub>	Asynchronous Reset to Register	ed Output			25	ns
t <sub>ARW</sub>	Asynchronous Reset Width			25		ns
t <sub>ARR</sub>	Asynchronous Reset Recovery Time			25		ns
t <sub>SPR</sub>	Synchronous Preset Recovery To	Synchronous Preset Recovery Time				ns
t <sub>WL</sub>	Clock Width	LOW		10		ns
t <sub>WH</sub>	Clock Width	HIGH		10		ns
	N	External Feedback	$1/(t_{S}+t_{CO})$	33.3		MHz
$f_{MAX}$	Maximum Frequency (Notes 3)	Internal Feedback (f <sub>CNT</sub> )	$1/(t_S + t_{CF})$ (Note 4)	35.7		MHz
	(Notes 0)	No Feedback	$1/(t_{WH} + t_{WL})$	50		MHz
t <sub>EA</sub>	Input to Output Enable Using Product Term Control				25	ns
t <sub>ER</sub>	Input to Output Disable Using P	roduct Term Control			25	ns


- 1. See "Switching Test Circuit" for test conditions.
- 2. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the  $t_{PD}$  will typically be 5 ns faster.
- 3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.
- 4.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback)  $t_{S}$ .


<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



## **SWITCHING WAVEFORMS**








c. Clock width

d. Input to output disable/enable

16564-010




16564-009

- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns to 5 ns typical.




# **KEY TO SWITCHING WAVEFORMS**



16564E-013

## **SWITCHING TEST CIRCUIT**




16564-014

			Commercial		Measured Output
Specification	S <sub>1</sub>	C <sub>L</sub>	R <sub>1</sub>	R <sub>2</sub>	Value
$t_{PD}$ , $t_{CO}$	Closed			All II 5 /7.	1.5 V
	Z → H: Open	50 pF		All except H-5/7: 390 Ω	1.5 V
t <sub>EA</sub>	$Z \rightarrow L$ : Closed		300 Ω	330 22	1.5 V
	H → Z: Open	E nE		Н-5/7:	$ ext{H}  ightarrow  ext{Z: V}_{ ext{OH}}  ext{ - 0.5 V}$
t <sub>ER</sub>	$L \rightarrow Z$ : Closed	5 pF		$300\Omega$	$L \rightarrow Z: V_{OL} + 0.5 V$



# TYPICAL I<sub>CC</sub> CHARACTERISTICS

$$V_{CC} = 5.0 \text{ V, } T_A = 25^{\circ}\text{C}$$




The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for  $I_{CC}$ . From this midpoint, a designer may scale the  $I_{CC}$  graphs up or down to estimate the  $I_{CC}$  requirements for a particular design.




16564E-016

# TYPICAL $I_{CC}$ CHARACTERISTICS FOR THE PALCE22V10Z-15 $V_{CC}$ = 5.0 V, $T_{A}$ = 25°C



 $I_{CC}$  vs. Frequency Graph for the PALCE22V10Z-15

# TYPICAL I $_{CC}$ CHARACTERISTICS FOR THE PALCE22V10Z-25 $V_{CC}$ = 5.0 V, $T_A$ = 25°C



I<sub>CC</sub> vs. Frequency Graph for the PALCE22V10Z-25




### **ENDURANCE CHARACTERISTICS**

The PALCE22V10 is manufactured using Vantis' advanced electrically-erasable (EE) CMOS process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

Symbol	Parameter	Test Conditions	Value	Unit
t <sub>DR</sub>	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
N	Max Reprogramming Cycles	Normal Programming Conditions	100	Cycles

## INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /4 DEVICES\*



Device	Rev Letter
PALCE22V10H-15	
PALCE22V10H-20H	Н
PALCE22V10H-25	
PALCE22V10Q-25I	I

Output


16564E-018



### ROBUSTNESS FEATURES


The PALCE22V10X-X/5 devices have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns for the /5 version.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION DEVICES






# INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR PALCE22V10Z



**Typical Input** 



Typical Output 16564E-020



### POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- ullet The  $V_{CC}$  rise must be monotonic.
- ◆ Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max	Unit
t <sub>PR</sub>	Power-up Reset Time	1000	ns
t <sub>S</sub>	Input or Feedback Setup Time	See Switching	
t <sub>WL</sub>	Clock Width LOW	Characteristics	




Figure 3. Power-Up Reset Waveform



## TYPICAL THERMAL CHARACTERISTICS

### PALCE22V10

Measured at 25°C ambient. These parameters are not tested.

Parameter			Тур		
Symbol	Parameter Description		SKINNY DIP	PLCC	Unit
$\theta_{ic}$	Thermal impedance, junction to case	20	18	°C/W	
$\theta_{ja}$	Thermal impedance, junction to ambient		73	55	°C/W
		200 lfpm air	66	48	°C/W
	$\Theta_{ m jma}$ Thermal impedance, junction to ambient with air flow	400 lfpm air	61	43	°C/W
<sup>  O</sup> jma		600 lfpm air	55	40	°C/W
		800 lfpm air	52	37	°C/W


### Plastic θjc Considerations

The data listed for plastic  $\theta$  care for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  c measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  center of the package are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.



## **CONNECTION DIAGRAMS**

### **Top View**



\*For -5, this pin must be grounded for guaranteed data sheet performance. If not grounded, AC timing may degrade by about 10%.

### Note:

Pin 1 is marked for orientation.

### **PIN DESIGNATIONS**

CLK = Clock GND = Ground

I = Input

I/O = Input/Output

NC = No Connect


 $V_{CC}$  = Supply Voltage



### ORDERING INFORMATION

### **Commercial and Industrial Products**

Lattice/Vantis programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
PALCE22V10H-5	JC			
PALCE22V10H-7	PC, JC	/5		
PALCE22V10H-10	PC, JC, SC, PI, JI	/3		
PALCE22V10Q-10	PC, JC			
PALCE22V10H-15	PC, JC, PI, JI, SC	/4		
PALCE22V10Q-15	PC, JC	/5		
PALCE22V10H-20	PI, JI	/4		
PALCE22V10H-25	PC, JC, SC, PI, JI	/4		
PALCE22V10Q-25	PC, JC	/4		
PALCE22V10Z-15	PI, JI			
PALCE22V10Z-25	PC, JC, SC, PI, JI, SI			

### **Valid Combinations**

-25

= 25 ns t<sub>PD</sub>

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Lattice/Vantis sales office to confirm availability of specific valid combinations and to check on newly released combinations.